table of contents
Netlist::ContAssign(3) | User Contributed Perl Documentation | Netlist::ContAssign(3) |
NAME¶
Verilog::Netlist::ContAssign - ContAssign assignment
SYNOPSIS¶
use Verilog::Netlist; ... foreach my $cont ($module->statements) print $cont->name;
DESCRIPTION¶
A Verilog::Netlist::ContAssign object is created by Verilog::Netlist for every continuous assignment statement in the current module.
ACCESSORS¶
See also Verilog::Netlist::Subclass for additional accessors and methods.
- $self->keyword
- Keyword used to declare the assignment. Currently "assign" is the only supported value.
- $self->lhs
- Left hand side of the assignment.
- $self->module
- Pointer to the module the cell is in.
- $self->netlist
- Reference to the Verilog::Netlist the cell is under.
- $self->rhs
- Right hand side of the assignment.
MEMBER FUNCTIONS¶
See also Verilog::Netlist::Subclass for additional accessors and methods.
- $self->dump
- Prints debugging information for this cell.
DISTRIBUTION¶
Verilog-Perl is part of the <https://www.veripool.org/> free Verilog EDA software tool suite. The latest version is available from CPAN and from <https://www.veripool.org/verilog-perl>.
Copyright 2000-2022 by Wilson Snyder. This package is free software; you can redistribute it and/or modify it under the terms of either the GNU Lesser General Public License Version 3 or the Perl Artistic License Version 2.0.
AUTHORS¶
Wilson Snyder <wsnyder@wsnyder.org>
SEE ALSO¶
Verilog-Perl, Verilog::Netlist::Subclass Verilog::Netlist
2022-09-02 | perl v5.40.0 |