Scroll to navigation

libnvme(9) API Manual libnvme(9)

NAME

enum nvme_register_offsets - controller registers for all transports. This is the layout of BAR0/1 for PCIe, and properties for fabrics.

SYNOPSIS

enum nvme_register_offsets {
NVME_REG_CAP ,
NVME_REG_VS ,
NVME_REG_INTMS ,
NVME_REG_INTMC ,
NVME_REG_CC ,
NVME_REG_CSTS ,
NVME_REG_NSSR ,
NVME_REG_AQA ,
NVME_REG_ASQ ,
NVME_REG_ACQ ,
NVME_REG_CMBLOC ,
NVME_REG_CMBSZ ,
NVME_REG_BPINFO ,
NVME_REG_BPRSEL ,
NVME_REG_BPMBL ,
NVME_REG_CMBMSC ,
NVME_REG_CMBSTS ,
NVME_REG_CMBEBS ,
NVME_REG_CMBSWTP ,
NVME_REG_NSSD ,
NVME_REG_CRTO ,
NVME_REG_PMRCAP ,
NVME_REG_PMRCTL ,
NVME_REG_PMRSTS ,
NVME_REG_PMREBS ,
NVME_REG_PMRSWTP ,
NVME_REG_PMRMSCL ,
NVME_REG_PMRMSCU

};

Constants

Controller Capabilities
Version
Interrupt Mask Set
Interrupt Mask Clear
Controller Configuration
Controller Status
NVM Subsystem Reset
Admin Queue Attributes
Admin SQ Base Address
Admin CQ Base Address
Controller Memory Buffer Location
Controller Memory Buffer Size
Boot Partition Information
Boot Partition Read Select
Boot Partition Memory Buffer Location
Controller Memory Buffer Memory Space Control
Controller Memory Buffer Status
Controller Memory Buffer Elasticity Buffer Size
Controller Memory Buffer Sustained Write Throughput
NVM Subsystem Shutdown
Controller Ready Timeouts
Persistent Memory Capabilities
Persistent Memory Region Control
Persistent Memory Region Status
Persistent Memory Region Elasticity Buffer Size
Memory Region Sustained Write Throughput
Persistent Memory Region Controller Memory Space Control Lower
Persistent Memory Region Controller Memory Space Control Upper
enum nvme_register_offsets February 2024